Girl Be Fearless

  • Videos: Empowerment and implementation tools exclusive to app users.
  • Audio: Your own personal library of affirmations available for what you need whenever you need it..
  • Coach in your corner: Notifications directly to your phone that will help you on your fearless journey..
Check Stock

Money Book

  • Set reminder for payable/receivable amount.
  • Export payable/receivable amount on your email.
  • Smoothest Android version implementation!.
Check Stock

Awesome Boy Bicycle Trail Bmx Mountain Bike Race

  • - Single Player Game for bicycle ride lovers..
  • - Offline bmx gaming mode so it can be played without wifi..
  • - Detailed graphic and physics to provide realistic racing environment..
  • - Implementation of artificial intelligence to ensure 3D view of dh game..
Check Stock

IOGEAR USB Smart Card Access CAC Reader - TAA Compliant - DOD/Government/Healthcare/Banking/Entertainment/Secure Network Login - Compatible With Mac Win Linux - GSR202

  • Suitable for applications in government, healthcare, banking, entertainment, and secure network login.
  • Supports multiple Smart Card protocols. FIPS-201 Compliant: Meets US Federal Information Processing Standard Publication 201.
  • FIPS-201 Compliant: Meets US Federal Information Processing Standard Publication 201 . EMV 2000 Level 1 approved and support 3V and 5V cards. Designed....
  • ISO7816 implementation - Class A, B, and C (5V / 3V / 1.8V) Card. USB 2.0 connection to increase reliability and ease of operation. Speed: 825kbps.....
  • R-TRE.2: GSR202 conforms to the reader-to-host system interface of Personal computer/smart card (PC/SC) spec. R-TRE.3: Support Class A operating class....
Check Stock

PBL in the Elementary Grades

  • Step-by-step guidance to take you from generating ideas for projects to project planning and successful implementation.
  • Seven sample projects from different grade levels, anchored in various subject areas, with integrated goals for literacy and math.
  • Planning tools and online resources plus project-ready rubrics and handouts.
  • 186 Pages - 05/26/2023 (Publication Date) - Buck Institute for Education (Publisher).
Check Stock

Juried Engineering SN74HC21N 74HC21 Dual 4-Input Positive-and Gates Breadboard-Friendly IC DIP-14 (Pack of 5)

  • The CD4073B AND gates, provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.
  • Medium-Speed Operation - tPLH, tPHL = 60 ns (typ.) at VDD = 10 V, 100% tested for quiescent current at 20 V.
  • Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25°C.
  • Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at VDD = 15 V, Standardized, symmetrical output characteristics.
  • 5-V, 10-V, and 15-V parametric ratings, Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices".
Check Stock

Wilson Staff Fifty Elite Golf Balls (12-Pack), Pink

  • Performance Balance - The aggressive core is offset by a response cover creating a balance between explosive distance and a soft feel.
  • Improved rubber chemistry yields a lively core that's 22% softer than the competition.
  • New 302 PhD aerodynamics feature unique flat bottomed, shallow dimples that rip through the air to create a more stable, penetrating ball flight.
  • New plastic slidepack implementation for durability.
Check Stock

Getting to the Core of Writing: Essential Lessons for Every Third Grade Student

  • Developed with Common Core State Standards as its foundation.
  • Provide resources to support the implementation of Common Core.
  • How-to in establishing a daily writing workshop.
  • 296 Pages - 06/01/2012 (Publication Date) - Shell Education (Publisher).
Check Stock

NTE Electronics NTE7447 Integrated Circuit TTL-BCD-to-Seven-Segment Decoder/Driver with Open Collector Outputs, 5.5V, 16-Lead DIP Package

  • The CD4073B AND gates, provide the system designer with direct implementation of the AND function and supplement the existing family of CMOS gates.
  • Medium-Speed Operation - tPLH, tPHL = 60 ns (typ.) at VDD = 10 V, 100% tested for quiescent current at 20 V.
  • Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25°C.
  • Noise margin (full package-temperature range) = 1 V at VDD = 5 V, 2 V at VDD = 10 V, 2.5 V at VDD = 15 V, Standardized, symmetrical output characteristics.
  • 5-V, 10-V, and 15-V parametric ratings, Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices".
Check Stock